


[illegible]



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

This diagram illustrates the Power System Architecture of a device, showing the flow of power from various sources (AC Adapter, Backup Battery, 3S 3P Prismatic Cells) through various regulators and converters to power different components (Backlight Inverter, DC/DC converters, BATTERY CHARGER, BATTERY VOLTAGE FEED-IN PATH).

The diagram is organized into a grid with columns numbered 8 to 1 and rows labeled A to D.

Power Sources and Initial Regulation:

- AC ADAPTER IN (PG 31):** Provides input to the **INRUSH LIMITER (PG 30)** and the **+3V_PMU LDO (PG 32)**.
- BACKUP BATTERY:** Connected to the **CHARGER INPUT & BOOST OUTPUT (PG 32)**. It is charged by +PBUS (12.8V CHARGES BACKUP BATTERY) and provides 24V output only from the backup battery.
- 3S 3P PRISMATIC CELLS:** Connected to the **BATTERY VOLTAGE FEED-IN PATH (PG 31)**.

Regulators and Converters:

- BUCK REGULATOR (LTC1625) (PG 32):** Converts +24V_PBUS to +PBUS (12.8V). It has a RUN/SS pin and a VCC pin. It includes a note: "RC AT 1M*0.047UF @ 24V STARTS 2.0MSEC AFTER DCDC_EN_L BECOMES LOW".
- DC/DC (LTC3707) (PG 33 STBYMD):** Converts +PBUS (12.8V) to +5V_MAIN, +3V_5V_OK, and +3.3V_MAIN. It has a RUN/SS pin and a VCC pin. It includes a note: "HOLDS BOTH RUN/SS AT GND WHEN IT'S CONNECTED TO GND. TURNS CONTROL TO RUN/SS WHEN IT'S OPEN".
- DC/DC (LTC3411) (PG 35):** Converts +PBUS (12.8V) to +1.8V_MAIN. It has a SHUTDOWN pin and a RUN pin. It includes a note: "NO INRUSH PROTECTION WHEN ONLY BATTERY IS CONNECTED".
- DC/DC (MAX1715) (PG 35):** Converts +5V_MAIN to +2.5V_MAIN and +1.5V_MAIN. It has a VCC pin and a SHUTDOWN pin. It includes a note: "MAP31 DDR I/O, MAP31 DDR CORE, DDR POWER".
- DC/DC (LTC1778) (PG 20):** Converts +PBUS (12.8V) to GPU_VCORE (+1.2V/+1.0V) and CPU_VCORE (+1.4V/+1.5V). It has a VCC pin and a SHUTDOWN pin. It includes a note: "SHUTDOWN: STOPPED, SLEEP: D3HOT/D3COLD, RUN: RUNNING".
- DC/DC (MAX1717) (PG 34):** Converts +5V_MAIN to CPU_VCORE (+1.4V/+1.5V). It has a VCC pin and a SHDN pin. It includes a note: "SHUTDOWN: STOPPED, SLEEP: STOPPED, RUN: RUNNING".

Control and Sequencing:

- MAXBUS SEQUENCING:** Controls the DCDC_EN and SLEEP pins of the DC/DC converters.
- GPU_VCORE SEQUENCING:** Controls the D3_COLD and D3_HOT pins of the GPU_VCORE regulator.
- DCDC_EN_L:** A control signal that starts 2.0msec after DCDC_EN_L becomes low.
- 1_5V_2_5V_OK:** A status signal from the MAX1715 DC/DC converter.

Timing Diagram:

The timing diagram shows the sequence of events during SHUT-DOWN, RUN, SLEEP, and SHUT-DOWN. The signals shown are:

- SLEEP
- SLEEP_L_LS5
- DCDC_EN
- DCDC_EN_L
- +5V_MAIN
- +5V_SLEEP
- +3V_MAIN
- +3V_SLEEP
- 3V_5V_OK
- +2_5V_MAIN
- +2_5V_SLEEP
- +1_5V_MAIN
- +1_5V_SLEEP
- 1_5V_2_5V_OK (MAX1715 OUTPUT)
- 1_5V_2_5V_OK (AT LTC1778 RUN/SS)
- GPU_VCORE (D3HOT)
- GPU_VCORE (D3COLD)
- +1_8V_MAIN

Power Block Diagram:

The Power Block Diagram shows the power flow from the AC Adapter, Backup Battery, and 3S 3P Prismatic Cells through the various regulators and converters to the system components.


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. Information:

- SIZE: D
- DRAWING NUMBER: 051-6531
- REV.: B
- SCALE: NONE
- SHT: 3
- OF: 44



POWER SYSTEM ARCHITECTURE

AC ADAPTER IN PG 31

INRUSH LIMITER PG 30

+24V_PBUS

BUCK REGULATOR (LTC1625) PG 32

AC: 12.8V
NO AC: BATTERY VOLTAGE
1625 NOT RUNNING

SHUTDOWN: RUNNING
SLEEP: RUNNING
RUN: RUNNING

+PBUS (12.8V)

BACKLIGHT INVERTER

+5V_MAIN

MAIN 2.5V/1.5V DC/DC (MAX1715) PG 35

MAP31 DDR I/O
MAP31 DDR CORE
DDR POWER

+2.5V_MAIN

1_5V_2_5V_OK

+1.5V_MAIN

INTREPID CORE
AGP I/O

DCDC_EN SLEEP

MAXBUS SEQUENCING

+PBUS

+3V_PMU LDO PG 32

+5V_MAIN

+3V_PMU

+4_6V_BU

RC AT 1M*0.047UF @ 24V
STARTS 2.0MSEC AFTER DCDC_EN_L BECOMES LOW

MAIN 3V/5V DC/DC (LTC3707) PG 33 STBYMD

SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING

INTERNAL ZENER CLAMP TO 6V
<100UA ALLOWED
TURNS ON AT >1V
RUN/SS - 3V

+5V_MAIN

3V_5V_OK

HOLDS BOTH RUN/SS AT GND
WHEN IT'S CONNECTED TO GND
TURNS CONTROL TO RUN/SS
WHEN IT'S OPEN

+3.3V_MAIN

DC/DC (LTC3411) PG 35

SHUTDOWN: STOPPED
SLEEP: STOPPED
RUN: RUNNING

+1.8V_MAIN

MAXBUS BROADCOM

BACKUP BATTERY

CHARGER INPUT & BOOST OUTPUT PG 32

12.8V CHARGES BACKUP BATTERY

24V IS OUTPUT ONLY FROM
BACKUP BATTERY

BATTERY CHARGER (MAX1772) PG 31

+BATT

3S 3P PRISMATIC CELLS

BATTERY VOLTAGE
FEED-IN PATH
PG 31

+PBUS

SHUT-DOWN RUN SLEEP RUN SHUT-DOWN

SLEEP

SLEEP_L_LS5

DCDC_EN

DCDC_EN_L

+5V_MAIN

+5V_SLEEP

+3V_MAIN

+3V_SLEEP

3V_5V_OK

+2_5V_MAIN

+2_5V_SLEEP

+1_5V_MAIN

+1_5V_SLEEP

1_5V_2_5V_OK (MAX1715 OUTPUT)

1_5V_2_5V_OK (AT LTC1778 RUN/SS)

GPU_VCORE (D3HOT)

GPU_VCORE (D3COLD)

+1_8V_MAIN

1.9 MS

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-6531 REV. B

SCALE NONE SHT 3 OF 44

POWER SYSTEM ARCHITECTURE

AC ADAPTER IN PG 31

INRUSH LIMITER PG 30

+24V_PBUS

BUCK REGULATOR (LTC1625) PG 32

AC: 12.8V
NO AC: BATTERY VOLTAGE
1625 NOT RUNNING

SHUTDOWN: RUNNING
SLEEP: RUNNING
RUN: RUNNING

+PBUS (12.8V)

BACKLIGHT INVERTER

+5V_MAIN

MAIN 2.5V/1.5V DC/DC (MAX1715) PG 35

MAP31 DDR I/O
MAP31 DDR CORE
DDR POWER

+2.5V_MAIN

1_5V_2_5V_OK

+1.5V_MAIN

INTREPID CORE
AGP I/O

DCDC_EN SLEEP

MAXBUS SEQUENCING

+PBUS

+3V_PMU LDO PG 32

+5V_MAIN

+3V_PMU

+4_6V_BU

RC AT 1M*0.047UF @ 24V
STARTS 2.0MSEC AFTER DCDC_EN_L BECOMES LOW

MAIN 3V/5V DC/DC (LTC3707) PG 33 STBYMD

SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING

INTERNAL ZENER CLAMP TO 6V
<100UA ALLOWED
TURNS ON AT >1V
RUN/SS - 3V

+5V_MAIN

3V_5V_OK

HOLDS BOTH RUN/SS AT GND
WHEN IT'S CONNECTED TO GND
TURNS CONTROL TO RUN/SS
WHEN IT'S OPEN

+3.3V_MAIN

DC/DC (LTC3411) PG 35

SHUTDOWN: STOPPED
SLEEP: STOPPED
RUN: RUNNING

+1.8V_MAIN

MAXBUS BROADCOM

BACKUP BATTERY

CHARGER INPUT & BOOST OUTPUT PG 32

12.8V CHARGES BACKUP BATTERY

24V IS OUTPUT ONLY FROM
BACKUP BATTERY

BATTERY CHARGER (MAX1772) PG 31

+BATT

3S 3P PRISMATIC CELLS

BATTERY VOLTAGE
FEED-IN PATH
PG 31

+PBUS

SHUT-DOWN RUN SLEEP RUN SHUT-DOWN

SLEEP

SLEEP_L_LS5

DCDC_EN

DCDC_EN_L

+5V_MAIN

+5V_SLEEP

+3V_MAIN

+3V_SLEEP

3V_5V_OK

+2_5V_MAIN

+2_5V_SLEEP

+1_5V_MAIN

+1_5V_SLEEP

1_5V_2_5V_OK (MAX1715 OUTPUT)

1_5V_2_5V_OK (AT LTC1778 RUN/SS)

GPU_VCORE (D3HOT)

GPU_VCORE (D3COLD)

+1_8V_MAIN

1.9 MS

POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D 051-6531 REV. B

SCALE NONE SHT 3 OF 44

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 12
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)	
2	PREPREG (3MIL)	GROUND (1/2 OZ)
3	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4	PREPREG (3MIL)	SIGNAL (1/2 OZ)
5	LAMINATE (4MIL)	GROUND (1/2 OZ)
6	PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL)	GROUND (1/2 OZ)
9	LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3MIL)	SIGNAL (1/2 OZ)
11	LAMINATE (4MIL)	GROUND (1/2 OZ)
12	PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)


BOARD HOLES

ASICS HEATSINK MOUNTS




CHASSIS MOUNTS


I/O AREA




INVERTER




SPEAKER CLIPS



CONDUCTIVE MOUNTS



GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6531	REV.	B
SCALE	NONE	SHT	4	OF	44



D

C


B

A

87654321

CPU PLL CONFIG CIRCUITRY


CPU FREQUENCY CONFIGURATION




APOLLO 7			
MULTIPLIER	CORE FREQUENCY		CPU_PLL_CFG
(Bus-to-Core)	(AT BUS FREQUENCY)	(MHZ)	
	167MHZ	133MHZ	4 0123 E ABCD HEX
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6531		B
SCALE		NONE	SHT	7 OF 44


87654321


D


C

B

A







SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH


ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG



16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	10 ^{OF} 44



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"

FOR RETURN CURRENT

SLOT "B"

DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	11 ^{OF} 44
NONE		









USB PORT ASSIGNMENTS

PORT A - RIGHT USB 1




PORT B - UNUSED

PORT C - LEFT USB




PORT D - UNUSED

PORT E - BLUETOOTH



PORT F - MODEM




HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6531	REV.	B
SCALE	NONE	SHT	14	OF	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y1	ALT FOR SIWARD



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6531 B

SCALE SHT OF


NONE 15 44




Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
	SCALE	SHT OF	
	NONE	16 44	



PCI1510 PULL-UPS

THIS PROPERLY SHUTS DOWN
CARDBUS POWER FOR PSUEDO-D3COLD

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES
TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR

CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	17 ^F	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0133	1	IC,ATI,M10,NO HEATSPREADER	U44	CRITICAL	?



S0=1;S1=M => -1.5% DOWN-SPREAD
SPREAD SPECTRUM SUPPORT



M10 AGP INTERFACE


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
	SCALE	SHT	
	NONE	18 OF 44	





Schematic diagram of the **SIL1162 DVI TRANSMITTER** circuit, showing connections to various power rails and signal lines.

Power Rails and Components:

- +3V_SLEEP**: Connected to **R41** (1/16W, 603).
- +3V_GPU_SI**: Connected to **L14** (400-OHM-EMI) and **L13** (400-OHM-EMI).
- +3V_SI_AVCC**: Connected to **C130** (100PF, 50V, 402), **C132** (100PF, 50V, 402), and **C165** (100PF, 50V, 402).
- +3V_SI_PLLVCC**: Connected to **C129** (100PF, 50V, 402), **C131** (100PF, 50V, 402), and **C133** (100PF, 50V, 402).
- +3V_SI_VCC**: Connected to **C218** (100PF, 50V, 402), **C233** (100PF, 50V, 402), and **C255** (100PF, 50V, 402).
- +1.8V_GPU**: Connected to **R231** (1K, 1/16W, 402) and **R232** (1K, 1/16W, 402).

Signal Lines and Components:


- EXT_TMDS**: Connected to **L14** (400-OHM-EMI) and **L13** (400-OHM-EMI).
- EXT_TMDS**: Connected to **C130** (100PF, 50V, 402), **C132** (100PF, 50V, 402), and **C165** (100PF, 50V, 402).
- EXT_TMDS**: Connected to **C129** (100PF, 50V, 402), **C131** (100PF, 50V, 402), and **C133** (100PF, 50V, 402).
- EXT_TMDS**: Connected to **C218** (100PF, 50V, 402), **C233** (100PF, 50V, 402), and **C255** (100PF, 50V, 402).
- EXT_TMDS**: Connected to **R222** (330, 1/16W, 402) and **R224** (4.99K, 1/16W, 402).
- EXT_TMDS**: Connected to **R231** (1K, 1/16W, 402) and **R232** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R233** (1K, 1/16W, 402) and **R234** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R235** (1K, 1/16W, 402) and **R236** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R237** (1K, 1/16W, 402) and **R238** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R239** (1K, 1/16W, 402) and **R240** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R241** (1K, 1/16W, 402) and **R242** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R243** (1K, 1/16W, 402) and **R244** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R245** (1K, 1/16W, 402) and **R246** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R247** (1K, 1/16W, 402) and **R248** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R249** (1K, 1/16W, 402) and **R250** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R251** (1K, 1/16W, 402) and **R252** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R253** (1K, 1/16W, 402) and **R254** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R255** (1K, 1/16W, 402) and **R256** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R257** (1K, 1/16W, 402) and **R258** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R259** (1K, 1/16W, 402) and **R260** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R261** (1K, 1/16W, 402) and **R262** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R263** (1K, 1/16W, 402) and **R264** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R265** (1K, 1/16W, 402) and **R266** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R267** (1K, 1/16W, 402) and **R268** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R269** (1K, 1/16W, 402) and **R270** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R271** (1K, 1/16W, 402) and **R272** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R273** (1K, 1/16W, 402) and **R274** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R275** (1K, 1/16W, 402) and **R276** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R277** (1K, 1/16W, 402) and **R278** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R279** (1K, 1/16W, 402) and **R280** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R281** (1K, 1/16W, 402) and **R282** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R283** (1K, 1/16W, 402) and **R284** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R285** (1K, 1/16W, 402) and **R286** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R287** (1K, 1/16W, 402) and **R288** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R289** (1K, 1/16W, 402) and **R290** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R291** (1K, 1/16W, 402) and **R292** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R293** (1K, 1/16W, 402) and **R294** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R295** (1K, 1/16W, 402) and **R296** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R297** (1K, 1/16W, 402) and **R298** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R299** (1K, 1/16W, 402) and **R300** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R301** (1K, 1/16W, 402) and **R302** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R303** (1K, 1/16W, 402) and **R304** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R305** (1K, 1/16W, 402) and **R306** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R307** (1K, 1/16W, 402) and **R308** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R309** (1K, 1/16W, 402) and **R310** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R311** (1K, 1/16W, 402) and **R312** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R313** (1K, 1/16W, 402) and **R314** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R315** (1K, 1/16W, 402) and **R316** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R317** (1K, 1/16W, 402) and **R318** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R319** (1K, 1/16W, 402) and **R320** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R321** (1K, 1/16W, 402) and **R322** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R323** (1K, 1/16W, 402) and **R324** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R325** (1K, 1/16W, 402) and **R326** (1K, 1/16W, 402).
- EXT_TMDS**: Connected to **R327** (1K, 1/16W, 402) and **R328** (1K, 1/16W, 402).
-

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	OF
NONE	20	44






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?

LMU




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0008	197S0040		Y4	ALT FOR SIWARD


KEYBOARD PULLUPS



KB LED DRIVER




BOOT BANGER E2PROM




- BOOT BANGING SIGNAL DEFINITION
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

SLEEP LED



LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	23 44




SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER
SND - INTREPID


MODEM

SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM


SERIAL DEBUG INTERFACE




DEBUG POWER BUTTON




DEBUG JUMPERS




RIGHT FAN (GPU)



LEFT FAN (CPU)




THERM ISOLATION




FAN INTERFACE

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




PLACE XW9 CLOSE TO 5V SWITCHER (U27)
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY


MAIN1




PLACE CLOSE TO CPU
MAIN2



PLACE UNDERNEATH UPPER RAM
ALTERNATE1



PLACE CLOSE TO BATTERY CHARGER/VCORE
ALTERNATE2



FAN/MODEM/SOUND/SLEEP LED/DEBUG


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	COPIES
NONE	25	44





Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE CLOSE TO ETHERNET CONNECTOR

NO STUFF

R438

5% 1/10W 805

CHGND1

CRITICAL

J17

RJ45 RT-TH

Short shielded RJ-45

CHGND1

MARVELL 88E1111

10/100/1000 ETHERNET


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0052	197S0011	7	G1	SIWARD ALT FOR FW OSC

DSX STRAP OPTIONS

- 0 -> BILINGUAL PORT
- 1 -> A-ONLY PORT

FIREWIRE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	28 ^{OF} 44	



PORT POWER SWITCH

PORT 0
514S0059
FIREWIRE B - BILINGUAL


ENABLES PORT POWER WHEN MACHINE IS
RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	


FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE		SHT	29 ^{OF} 44



UNDERVOLTAGE RESET CIRCUIT




PMU KEYBOARD RESET CIRCUIT



Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
	SCALE	SHT	
	NONE	30 ^{OF}	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U33	


CPU VCORE HI_OC/PMU_AP should have a pullup for coming out of reset. MLB will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pullup since both are off during PMU reset.

(PMU_AP)

44	CPU VCORE HI_OC	7	34
43	INT RESET L	9	13 30
42	MAIN RESET L	14	17 18 20 24 26 30 39
41	NC		
40	PMU INT NMI	14	
39	PMU EPM	30	
38	INT PU RESET L	13	25 30
37	PMU CPU HRESET L	23	
36	PMU ACK L	14	
35	PMU CLK	14	
34	PMU FROM INT	14	
33	PMU TO INT	14	
32	PMU REQ L	14	
31	PMU LID CLOSED L	23	30
30	PMU RESET BUTTON L	25	30
29	PMU NMI BUTTON L	25	30
28	TPAD_RXD	23	30
27	TPAD_TXD	23	30
26	SYSTEM CLK_EN	14	
25	CPU CLK_EN	8	
24	PMU CHARGE V	31	
23	PMU CHRG BATT_0	31	
22	NC (CHARGE_1)		
21	NC		
20	PMU_SLEEP_LED_L	23	
19	CPU_SMI_L	5	
18	POWER_VALID	30	
17	PMU_PME_L	14	26 30
16	INT_PEND_PROC_INT	14	
15	PMU_NMI_L	30	
9			
8			
5	PMU_BATT0_DET_L	30	31 39
4	PMU_BATT1_DET_L_PU	30	
3	NC		
2	NC		
1	INT_PROC_SLEEP_REQ_L	14	
100	PMU_POWERUP_OK	30	
99	PMU_OOPS	30	
98	NC		
95	THERM_L_OC	25	
93	PMU_AC_IN	30	
92	PMU_AC_DET_30	30	
91	NC		
90	PMU_I2C_CLK	30	
89	PMU_I2C_DATA	30	
88	PMU_SMB_CLK	30	31
87	PMU_SMB_DATA	30	31



Y7'S LOAD CAPACITANCE IS 12.5PF



DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL

J18
87438-0833
M-RT-SM

DC INRUSH LIMITER

PLACE U23 NEXT TO R460

U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT

GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V

CHARGE THROTTLED BY LOW BATTERY VOLTAGE

OD OUTPUT LOW - WHEN AC GREATER THAN 18V

BATTERY CONNECTOR

CRITICAL

J25
87438-0833
M-RT-SM

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	31 OF 44	

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN

For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{g2}) \times (V_{ICTL} / V_{REFIN})$$



12.8V PBus Supply

PMU Supply

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
	SCALE	SHT	
	NONE	32 44	

3.3V/5V MAIN SUPPLY



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	33	44



[illegible]

8					7					6					5					4					3					2					1																	
POWER NET CONSTRAINTS																																																				
GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH					GROUP					SIG_NAME					VOLTAGE					MIN_LINE_WIDTH					MIN_NECK_WIDTH							
D	MAIN/SLEEP				+24V FBUS	VOLTAGE=24V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					39					LTC1625 14V SWITCHER					1625_VIN	VOLTAGE=24V					MIN_LINE_WIDTH=10					12										
					+BATT	VOLTAGE=12.6V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					39											1625_VSW	VOLTAGE=12.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10									
					+PBUS	VOLTAGE=12.8V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					39											1625_EXTVCC	VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10									
					+5V_MAIN	VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					39											1625_INTVCC	VOLTAGE=5V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10									
					+5V_SLEEP	VOLTAGE=5V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					39											1625_SGND	VOLTAGE=0V					MIN_LINE_WIDTH=10					MIN_NECK_WIDTH=10									
					+3V_MAIN	VOLTAGE=3.3V					MIN_LINE_WIDTH=25					MIN_NECK_WIDTH=10					39											1V20_REF	VOLTAGE=1.2V																			

FUNCTIONAL TEST POINTS

D

C

B

A

D

C

B

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	
NONE	39 ^{OF} 44	

[illegible]

[illegible]

